

**FLIR ISC0403**

**Standard 640x512 ROIC (15umx15um Pixel)**

---

Version 100 – initial release Nov. 2004 for version 100 of the ROIC design

Version 200 – updated release per version 200 of the ROIC design – July 2005

**ISC0403**  
**Standard 640x512 ROIC**  
**(15umx15um Pixel)**

This presentation contains information that is proprietary to FLIR Systems.  
Information is subject to change without notice.



The World's Sixth Sense™

## FLIR ISC0403

### Standard 640x512 ROIC (15umx15um Pixel)

---

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
Array Configuration	640 x 512	
Pixel Size in Columns	15um	
Detector Impedance	$> 10 \times 10^3$ (Ohm.cm <sup>2</sup> )	Used for Simulation
Detector Capacitance	$\leq 0.1$ pF	Used for Simulation
Crosstalk	< 20%	
Signal Loss due to Fill Factor	< 5%	
Hybridization	Indium Bump	

## FLIR ISC0403

### Standard 640x512 ROIC (15umx15um Pixel)

#### ISC0403 Specification and Requirements Review (1 of 6)

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
Array Configuration	640 x 512	
Pixel Pitch in Columns	15um	
Pixel Pitch in Rows	15um	
Input Polarity	P-on-N	(Current Flows into Inputs) InSb, InGaAs, HCT
Input Configuration	Direct Injection (DI)	
Core Multiplexing Configuration	Voltage Mode	
Detector Impedance	$\geq 10 \times 10^3$ (Ohm.cm <sup>2</sup> )	Used for Simulation
Detector Capacitance	$\leq 0.1$ pF	Used for Simulation
Temperature of Operation	80K (Liquid Nitrogen Temperature)	All specification specified for 80K. Room temperature operation will have reduced performance

**ISC0403 Specification and Requirements Review (2 of 6)**

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
<b>Input Biases</b>	VPOS            3.6V	Analog Positive Output
	VPOSOUT       3.6V	Positive Supply
	VPOSD          3.6V	Digital Positive for level shifter
	VPD             3.6V	Digital Positive Note: VPD Voltage Should = VPOSOUT Voltage
	VNEG            0.0V	Analog Negative
	VNEGOUT       0.0V	Output Neg Supply
	VND             0.0V	Digital Negative
	VREF            1V	Analog Reference VREF <input type="checkbox"/> V (Option: Internal or external reference) → 7 feedthroughs + 1 optional (VREF)
<b>Input Clocks</b>	<u>Name</u> <u>Vhigh to Vlow</u>	
	CLK            VPD to VND	Master Clock
	LSYNC         VPD to VND	Line Sync
	FSYNC         VPD to VND	Frame Sync (Integ. Control)
	DATA           VPD to VND	Mode Control
	RESET_B       VPD to VND	Master Reset (optional)  → 4 feedthroughs + 1 optional (RESET_B)
<b>Input Clock</b>	10% to 90% in 10nS	
<b>Outputs</b>	Selectable 1, 2 or 4 with Reference Output	Default = 1 outputs → 4 feedthroughs + 1 optional reference

- **Minimum of 15 feedthroughs (4 outputs) + 3 optional VREF, RESET\_B, OTR**
- **Minimum of 12 feedthroughs (1 output) + 3 optional VREF, RESET\_B, OTR**

**ISC0403 Specification and Requirements Review (3 of 6)**

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
<b>Power</b>	No reference output @ Max Tint @ Min Tint ≤ 35 mW ≤ 45 mW 1 Output ≤ 45 mW ≤ 54 mW 2 Outputs ≤ 62 mW ≤ 71 mW 4 Outputs	Estimated Values @ Max Tint @ Min Tint 32mW est 41mW est 41mW est 50mW est 57mW est 66mW est
	With 6 reference columns + one reference output @ Max Tint @ Min Tint ≤41 mW ≤ 50 mW 1 Output ≤ 50 mW ≤ 59 mW 2 Outputs ≤ 67 mW ≤ 77 mW 4 Outputs	Estimated Values @ Max Tint @ Min Tint 37mW est 46mW est 46mW est 55mW est 62mW est 71mW est
<b>Control Register Functions</b>	Programmable Test I/O Anti-blooming control Power Control Master Current Detector Bias Adj. Invert/Revert Windowing (programmable size and position) 1, 2 or 4 Outputs Integration Mode (ITR, IWR, NDRO) Reference Output Enable Global Reset	Default = 1 outputs

## FLIR ISC0403

### Standard 640x512 ROIC (15umx15um Pixel)

---

<b>Programmable Test</b>	Test Row Input Unit Cell Test Injection VET Circuit	
<b>Detector Bias Adjust</b>	-100mV to 500mV Adjustment @ nominal current (1nA)	7 bit bias control

**ISC0403 Specification and Requirements Review (4 of 6)**

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
<b>Input Current</b>	From 10pA to 0.5nA	Used for simulations Depends on f number and background temperature
<b>Input Charge Handling</b>	$\geq 6.5 \times 10^6$ carriers	$C_{INT} + C_{SH} = 0.578 \text{pF at } 2V \rightarrow 7.20 \times 10^6 \text{ carriers}$
<b>Non- Linearity</b>	$< \pm 0.5\%$ from least squares line fit	Output Voltage vs. Tint Max Dev. from least squares fit over 10% to 80% of full range (unique range for each power setting)
<b>Output Interface</b>	$\geq 100k$ Ohms $\leq 15\text{pF}$ external capacitance	25pF total load capacitance, including bond pad, bonding wire
<b>Output Voltage Swing</b>	$2.0V \pm 0.2V$ (Baseline $\approx 1.0V \pm 0.1V$ )	With Defaults: $\approx 1.8V \pm 0.2V$ Typical Output Range at 300k $\approx 2V \pm 0.2V$ Typical Output Range at 80K
<b>Noise</b>	Output Noise           200uV Input referred noise   715 e <sup>-</sup> <sub>RMS</sub> Signal-to-Noise Ratio   80dB	Spec values are theoretical plus 10% Without Detector or System Noise

**ISC0403 Specification and Requirements Review (5 of 6)**

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
<p><b>Column Output Order 1</b> <b>Output Mode Output A</b></p> <p><b>2 Output Mode</b> <b>Output A</b> <b>Output B</b></p>	<p>Column 0,1,...,639</p> <p>Column 0,2,...,638 Column 1,3,...,639</p>	<p>One Output Mode Normal Readout Direction</p> <p>Two Output Mode Normal Readout Direction</p>
<p><b>4 Output Mode</b> <b>Output A</b> <b>Output B</b> <b>Output C</b> <b>Output D</b></p>	<p>Column 0,4,...,636 Column 1,5,...,637 Column 2,6,...,638 Column 3,7,...,639</p>	<p>Four Output Mode Normal Readout Direction</p>
<p><b>Invert / Revert</b></p>	<p>Reverse Order of Rows and/or Columns</p>	<p>Select using Control Register</p>
<p><b>Temperature Sensor</b></p>	<p>0.75V ± 0.05V @ 300K 1.05V ± 0.05V at 77K</p>	<p>Test/Temp Pad Measured values on ISC0403_V1 → 1 additional feedthrough</p>



**ISC0403 Specification and Requirements Review (6 of 6)**

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
<b>Full Frame Rate Pixel Rate 12MHz</b>	1 Output ≥ 30 FPS 2 Output ≥ 60 FPS 4 Output ≥ 120 FPS	CLK rate = 6MHz Output rate = 12MHz
<b>Data Valid / Settling Time</b>	Settle to 0.1% @ T=80K in ≤ 55ns  Settle to 0.8% @ T=300K in ≤ 55ns	External load capacitance 15pF // 100kΩ pad As simulated at room temp.
<b>Adjacent Pixel Crosstalk (ROIC)</b>	< 0.1% @ T=80K < 0.8% @ T=300K	
<b>Non-Adjacent Pixel Crosstalk (ROIC)</b>	< 0.1% @ T=80K < 0.8% @ T=300K	
<b>Minimum Window Size (Max Frame Rate)</b>	4 columns x 4 Rows 8 columns x 4 Rows 16 columns x 4 Rows	1 Output Mode (4.16kF/s) 2 Output Mode (4.16kF/s) 4 Output Mode (4.16kF/s)
<b>Die Size</b>	12.5 mm x 11.43 mm	Layout dimension (to scribe line edge) NOT physical die size Optical center offset Δx=0, Δy=+435um